


Fig. 2






Fig. 3





Fig. 4A



TUNED CIRCUIT NUMBER 2

Fig. 4B




Fig. 5A




Fig. 5B

```

graph TD
    236([PROGRAM LOOP]) --> 238{Is elapsed time in T0 > 4 msec?}
    238 -- N --> 236
    238 -- Y --> 240{Is it A's Code?}
    240 -- Y --> 242([A's code])
    240 -- N --> 248([B's/C's Code])
    242 --> 244{Is the number of bit detected = 8?}
    244 -- N --> 242
    244 -- Y --> 246([VERIFYING PACKET])
    248 --> 250{Is the number of bit detected = 10?}
    250 -- N --> 248
    250 -- Y --> 246
    246 --> 252[CALL DATA VERIFICATION  
• See 'DATA VERIFICATION' Flow chart]
    252 --> 310{Is RECEIVED PACKET = DIP switch?}
    310 -- Y --> 312[Good packet = Good packet + 1]
    310 -- N --> 318[Good packet = Good packet - 1]
    312 --> 314{Good packet = 2}
    314 -- Y --> 210([START])
    314 -- N --> 316([OUTPUT])
    318 --> 320{Good packet = 0}
    320 -- Y --> 210
    320 -- N --> 316
    210 --> 316
  
```

Fig. 5C




Fig. 50

00520-0092560




Fig. 5E

```

graph TD
    Start([10 bit system]) --> D1{.3 msec < T0...VALUE  
[n] < .6 msec ? (Logic 0 on time)}
    D1 -- Y --> P1[n = n + 1]
    P1 --> D2{3.1 msec < T0...VALUE  
[n] < 3.6 msec ? (Logic 0 off time)}
    D2 -- Y --> B1[• Logic 0 bit verified.  
• Left rotates the bit0 into RECEIVED_PACKET.]
    D2 -- N --> D3{1.8 msec < T0...VALUE  
[n] < 2.2 msec ? (Logic 1 on time)}
    D3 -- Y --> P2[n = n + 1]
    P2 --> D4{1.8 msec < T0...VALUE  
[n] < 2.2 msec ? (Logic 1 off time)}
    D4 -- Y --> B2[• Logic 1 bit verified.  
• Left rotates the bit1 into RECEIVED_PACKET.]
    D4 -- N --> D5{RECEIVED PACKET ≠  
DIP SWITCH ID and  
CODE SELECTIONS}
    B1 --> D5
    B2 --> D5
    D5 --> P3[n = 30]
    P3 --> D6{Bit counter = bit  
counter - 1}
    D6 -- Z --> P3
    D6 -- NZ --> D1
    D6 --> Exit([Exit Data Verification.])
  
```

The flowchart, labeled FIG. 1, illustrates the Data Verification Process. It begins with a "10 bit system" block (284). The process enters a loop for bit verification. For each bit (Logic 0 and Logic 1), it checks "on time" and "off time" intervals against a threshold (T0...VALUE). If the intervals are verified, the bit is rotated into the RECEIVED_PACKET. The process then checks if the RECEIVED PACKET matches the DIP SWITCH ID and CODE SELECTIONS. If not, it increments the bit counter (n = 30) and loops back to the start of the bit verification process. If the packets match, it proceeds to "Exit Data Verification." (306).

Fig. 5F




Fig. 5G.